CPU cache

Results: 1614



#Item
901Central processing unit / MIPS architecture / Classic RISC pipeline / CPU cache / DLX / Delay slot / Instruction set / Reduced instruction set computing / DEC Alpha / Computer architecture / Computer hardware / Instruction set architectures

REPORT ON THE WORK DONE ON VMIPS AT EPFL

Add to Reading List

Source URL: infoscience.epfl.ch

Language: English - Date: 2011-07-09 03:33:46
902Applied mathematics / Operations research / Cache / Dynamic programming / Sequence alignment / BLAST / Parallel computing / CPU cache / Smith–Waterman algorithm / Computational phylogenetics / Science / Bioinformatics

International Journal of High Performance Computing Applications http://hpc.sagepub.com Regular Paper: A Study of Architectural Optimization Methods in Bioinformatics Applications G. Tan, L. Xu, Z. Dai, S. Feng and N. Su

Add to Reading List

Source URL: www.bioperf.org

Language: English - Date: 2008-05-05 10:55:18
903Computing / Control register / MIPS architecture / Processor register / Program counter / CPU cache / Reduced instruction set computing / Instruction set / Classic RISC pipeline / Computer architecture / Central processing unit / Computer hardware

TX System RISC TX79 Core Architecture (Symmetric 2-way superscalar 64-bit CPU) Rev. 2.0 The information contained herein is subject to change without notice.

Add to Reading List

Source URL: www.lukasz.dk

Language: English - Date: 2011-04-11 16:54:05
904Technology / Worst-case execution time / CPU cache / Parallel computing / Computer / Central processing unit / Pointer / Out-of-order execution / Real-time computing / Computing / Electronics

COMPUTING THE WORST CASE EXECUTION TIME OF AN AVIONICS PROGRAM BY ABSTRACT INTERPRETATION Jean Souyris* ([removed]), Erwan Le Pavec* ([removed]), Guillaume Himbert* (guillaume.himbert@airbus.

Add to Reading List

Source URL: www.absint.com

Language: English - Date: 2011-01-26 09:33:00
905Computer hardware / Central processing unit / Instruction set architectures / Memory management / Memory management unit / Translation lookaside buffer / CPU cache / Page table / MIPS architecture / Computer architecture / Virtual memory / Computer memory

VIRTUAL MEMORY IN CONTEMPORARY MICROPROCESSORS THIS SURVEY OF SIX COMMERCIAL MEMORY-MANAGEMENT DESIGNS DESCRIBES HOW EACH PROCESSOR ARCHITECTURE SUPPORTS THE COMMON FEATURES OF VIRTUAL MEMORY: ADDRESS SPACE PROTECTION, S

Add to Reading List

Source URL: www.ee.umd.edu

Language: English - Date: 1998-07-27 12:35:59
906Computer architecture / Windows Vista / File system / Cache / CPU cache / RAID / Windows Vista I/O technologies / Technical features new to Windows Vista / Computing / Computer memory / Computer hardware

Rocky Mountain Windows Technology Users Group The Best I/O is No I/O Tom West President, hyperI/O LLC July 2008

Add to Reading List

Source URL: www.hyperio.com

Language: English - Date: 2011-04-01 16:07:33
907Parallel computing / Computer memory / Classes of computers / Central processing unit / Microprocessors / Oracle Database / Oracle RAC / CPU cache / Non-Uniform Memory Access / Computing / Computer hardware / Computer architecture

Color profile: Disabled Composite Default screen ORACLE Series / Oracle Database 10g Linux Administration / Coekaerts & Whalen[removed]Chapter 15 Blind Folio 15:351

Add to Reading List

Source URL: www.mhprofessional.com

Language: English - Date: 2005-12-19 06:17:41
908Computing / Central processing unit / Virtual memory / Cache / CPU cache / Translation lookaside buffer / B-tree / Trie / B+ tree / Computer memory / Computer hardware / Information science

Index Compression is Good, Especially for Random Access Stefan Buttcher ¨ and Charles L. A. Clarke David R. Cheriton School of Computer Science

Add to Reading List

Source URL: stefan.buettcher.org

Language: English - Date: 2007-08-04 13:52:39
909Information science / Information retrieval / Artificial intelligence / Hash table / Cryptographic hash functions / Hash function / Trie / CPU cache / Hash list / Search algorithms / Hashing / Error detection and correction

CITI Technical Report 00-1 Linux Kernel Hash Table Behavior: Analysis and Improvements Chuck Lever, Sun-Netscape Alliance

Add to Reading List

Source URL: www.citi.umich.edu

Language: English - Date: 2000-05-03 13:54:06
910VMware / Proprietary software / Database management systems / EMC Corporation / Microsoft SQL Server / Cache / Gemstone / CPU cache / Representational state transfer / Computing / Software architecture / Software

vFabric GemFire Native Client User’s Guide VMware vFabric GemFire Native Client 3.6 VMware vFabric Suite 5.2 VMware vFabric Suite 5.1

Add to Reading List

Source URL: pubs.vmware.com

Language: English
UPDATE